

Document Title**512Kx8 bit Low Power full CMOS Static RAM****Revision History**

<u>Revision No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Initial draft	July 30, 2002	Preliminary
0.1	Revised - Added Commercial Product.	November 30, 2002	Preliminary
1.0	Finalized - Added Lead Free 32-SOP-525 Product - Changed Icc from 10mA to 5mA - Changed Icc1 from 8mA to 7mA - Changed Icc2 from 40mA to 30mA - Changed Isb from 3mA to 0.4mA - Changed I _{DR} (Commercial) from 15μA to 12μA - Changed I _{DR} (Industrial) from 20μA to 12μA - Changed I _{DR} (Automotive) from 30μA to 25μA	September 16, 2003	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.

512Kx8 bit Low Power full CMOS Static RAM

FEATURES

- Process Technology: Full CMOS
- Organization: 512Kx8
- Power Supply Voltage: 4.5~5.5V
- Low Data Retention Voltage: 2V(Min)
- Three state output and TTL compatible
- Package Type: 32-DIP-600, 32-SOP-525, 32-TSOP2-400F/R

GENERAL DESCRIPTION


The K6X4008C1F families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support various operating temperature range and various package types for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY

Product Family	Operating Temperature	Vcc Range	Speed	Power Dissipation		PKG Type
				Standby (Isb1, Max)	Operating (Icc2, Max)	
K6X4008C1F-B	Commercial (0~70°C)	4.5~5.5V	55 ¹ /70ns	20μA	30mA	32-DIP-600, 32-SOP-525, 32-TSOP2-400F/R
K6X4008C1F-F	Industrial (-40~85°C)					
K6X4008C1F-Q	Automotive (-40~125°C)				30μA	


1. The parameter is measured with 50pF test load.

PIN DESCRIPTION



Pin Name	Function
$\overline{WE}$	Write Enable Input
$\overline{CS}$	Chip Select Input
$\overline{OE}$	Output Enable Input
A0~A18	Address Inputs
I/O1~I/O8	Data Inputs/Outputs
Vcc	Power
Vss	Ground

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

PRODUCT LIST

Commercial Products(0~70°C)		Industrial Products(-40~85°C)		Automotive Products(-40~125°C)	
Part Name	Function	Part Name	Function	Part Name	Function
K6X4008C1F-DB55	32-DIP, 55ns, LL	K6X4008C1F-DF55	32-DIP, 55ns, LL	K6X4008C1F-GQ55	32-SOP, 55ns, L
K6X4008C1F-DB70	32-DIP, 70ns, LL	K6X4008C1F-DF70	32-DIP, 70ns, LL	K6X4008C1F-GQ70	32-SOP, 70ns, L
K6X4008C1F-GB55	32-SOP, 55ns, LL	K6X4008C1F-GF55	32-SOP, 55ns, LL	K6X4008C1F-VQ55	32-TSOP2-F, 55ns, L
K6X4008C1F-GB70	32-SOP, 70ns, LL	K6X4008C1F-GF70	32-SOP, 70ns, LL	K6X4008C1F-VQ70	32-TSOP2-F, 70ns, L
K6X4008C1F-BB55 ¹⁾	32-SOP, 55ns, LL	K6X4008C1F-BF55 ¹⁾	32-SOP, 55ns, LL		
K6X4008C1F-BB70 ¹⁾	32-SOP, 70ns, LL	K6X4008C1F-BF70 ¹⁾	32-SOP, 70ns, LL		
K6X4008C1F-VB55	32-TSOP2-F, 55ns, LL	K6X4008C1F-VF55	32-TSOP2-F, 55ns, LL		
K6X4008C1F-VB70	32-TSOP2-F, 70ns, LL	K6X4008C1F-VF70	32-TSOP2-F, 70ns, LL		
K6X4008C1F-MB55	32-TSOP2-R, 55ns, LL	K6X4008C1F-MF55	32-TSOP2-R, 55ns, LL		
K6X4008C1F-MB70	32-TSOP2-R, 70ns, LL	K6X4008C1F-MF70	32-TSOP2-R, 70ns, LL		

1. Lead Free Product

FUNCTIONAL DESCRIPTION

$\overline{\text{CS}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	I/O Pin	Mode	Power
H	X ¹⁾	X ¹⁾	High-Z	Deselected	Standby
L	H	H	High-Z	Output disbaled	Active
L	L	H	Dout	Read	Active
L	X ¹⁾	L	Din	Write	Active

1. X means don't care.(Must be in low or high state.)

ABSOLUTE MAXIMUM RATINGS¹⁾

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	V _{IN} , V _{OUT}	-0.5 to V _{CC} +0.5V(max. 7.0V)	V	-
Voltage on Vcc supply relative to Vss	V _{CC}	-0.3 to 7.0	V	-
Power Dissipation	P _D	1.0	W	-
Storage temperature	T _{STG}	-65 to 150	°C	-
Operating Temperature	T _A	0 to 70	°C	K6X4008C1F-B
		-40 to 85		K6X4008C1F-F
		-40 to 125		K6X4008C1F-Q

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS¹⁾

Item	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input high voltage	V _{IH}	2.2	-	V _{CC} +0.5 ²⁾	V
Input low voltage	V _{IL}	-0.5 ³⁾	-	0.8	V

Note:

1. Commercial Product: T_A=0 to 70°C, otherwise specified
 Industrial Product: T_A=-40 to 85°C, otherwise specified
 Automotive Product: T_A=-40 to 125°C, otherwise specified
 2. Overshoot: V_{CC}+3.0V in case of pulse width ≤ 30ns
 3. Undershoot: -3.0V in case of pulse width ≤ 30ns
 4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, T_A=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C _{IN}	V _{IN} =0V	-	8	pF
Input/Output capacitance	C _{IO}	V _{IO} =0V	-	10	pF

1. Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Typ	Max	Unit	
Input leakage current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-1	-	1	μA	
Output leakage current	I _{LO}	$\overline{CS}=V_{IH}$ or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$, V _{IO} =V _{SS} to V _{CC}	-1	-	1	μA	
Operating power supply current	I _{CC}	I _{IO} =0mA, $\overline{CS}=V_{IL}$, V _{IN} =V _{IL} or V _{IH} , Read	-	-	5	mA	
Average operating current	I _{CC1}	Cycle time=1μs, 100% duty, I _{IO} =0mA CS≤0.2V, V _{IN} ≥0.2V or V _{IN} ≥V _{CC} -0.2V	-	-	7	mA	
	I _{CC2}	Cycle time=Min, 100% duty, I _{IO} =0mA, $\overline{CS}=V_{IL}$, V _{IN} =V _{IH} or V _{IL}	-	-	30	mA	
Output low voltage	V _{OL}	I _{OL} =2.1mA	-	-	0.4	V	
Output high voltage	V _{OH}	I _{OH} =-1.0mA	2.4	-	-	V	
Standby Current(TTL)	I _{SB}	$\overline{CS}=V_{IH}$, Other inputs = V _{IL} or V _{IH}	-	-	0.4	mA	
Standby Current(CMOS)	I _{SB1}	$\overline{CS} \geq V_{CC}-0.2V$, Other inputs=0~V _{CC}	K6X4008C1F-B	-	-	20	μA
		K6X4008C1F-F	-	-			
		K6X4008C1F-Q	-	-	30	μA	


AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Test Input/Output Reference)

Input pulse level: 0.8 to 2.4V

Input rising and falling time: 5ns

Input and output reference voltage: 1.5V

Output load (See right): $C_L=100\text{pF}+1\text{TTL}$
 $C_L=50\text{pF}+1\text{TTL}$ 

1. Including scope and jig capacitance

AC CHARACTERISTICS



(Vcc=4.5~5.5V, Commercial product: TA=0 to 70°C, Industrial product: TA=-40 to 85°C, Automotive product: TA=-40 to 125°C)

Parameter List		Symbol	Speed Bins				Units
			55ns		70ns		
			Min	Max	Min	Max	
Read	Read cycle time	t _{RC}	55	-	70	-	ns
	Address access time	t _{AA}	-	55	-	70	ns
	Chip select to output	t _{CO}	-	55	-	70	ns
	Output enable to valid output	t _{OE}	-	25	-	35	ns
	Chip select to low-Z output	t _{LZ}	10	-	10	-	ns
	Output enable to low-Z output	t _{OLZ}	5	-	5	-	ns
	Chip disable to high-Z output	t _{HZ}	0	20	0	25	ns
	Output disable to high-Z output	t _{OHZ}	0	20	0	25	ns
	Output hold from address change	t _{OH}	10	-	10	-	ns
Write	Write cycle time	t _{WC}	55	-	70	-	ns
	Chip select to end of write	t _{CW}	45	-	60	-	ns
	Address set-up time	t _{AS}	0	-	0	-	ns
	Address valid to end of write	t _{AW}	45	-	60	-	ns
	Write pulse width	t _{WP}	40	-	50	-	ns
	Write recovery time	t _{WR}	0	-	0	-	ns
	Write to output high-Z	t _{WHZ}	0	20	0	25	ns
	Data to write time overlap	t _{DW}	25	-	30	-	ns
	Data hold from write time	t _{DH}	0	-	0	-	ns
	End write to output low-Z	t _{OW}	5	-	5	-	ns

DATA RETENTION CHARACTERISTICS



Item	Symbol	Test Condition	Min	Typ	Max	Unit
Vcc for data retention	V _{DR}	$\overline{CS} \geq V_{CC}-0.2V$	2.0	-	5.5	V
Data retention current	I _{DR}	V _{CC} =3.0V, $\overline{CS} \geq V_{CC}-0.2V$	-	-	12	μA
					12	
					25	
Data retention set-up time	t _{SDR}	See data retention waveform	0	-	-	ms
Recovery time	t _{RDR}		5	-	-	

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$)TIMING WAVEFORM OF READ CYCLE(2) ($\overline{WE}=V_{IH}$)

NOTES (READ CYCLE)


1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, $t_{HZ}(\text{Max.})$ is less than $t_{LZ}(\text{Min.})$ both for a given device and from device to device interconnection.

TIMING WAVEFORM OF WRITE CYCLE(1) ($\overline{WE}$ Controlled)TIMING WAVEFORM OF WRITE CYCLE(2) ($\overline{CS}$ Controlled)

NOTES (WRITE CYCLE)

1. A write occurs during the overlap of a low $\overline{CS}$ and a low $\overline{WE}$. A write begins at the latest transition among $\overline{CS}$ going Low and $\overline{WE}$ going low. A write ends at the earliest transition among $\overline{CS}$ going high and $\overline{WE}$ going high, t_{WP} is measured from the beginning of write to the end of write.
2. t_{CW} is measured from the $\overline{CS}$ going low to the end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR} is applied in case a write ends with $\overline{CS}$ or $\overline{WE}$ going high.


DATA RETENTION WAVE FORM

 $\overline{CS}$ controlled


PACKAGE DIMENSIONS

Units : millimeter(Inch)

32 PIN DUAL INLINE PACKAGE (600mil)



32 PIN PLASTIC SMALL OUTLINE PACKAGE (525mil)



Units : millimeter(Inch)

The drawing illustrates the mechanical specifications of a 32-pin LQFP package. The top view shows a square body with pins numbered 1 to 32. Key dimensions include a body width of 21.35 ± 0.10 mm (max 21.45 mm) and a body length of 20.95 ± 0.10 mm (max 21.05 mm). The pin pitch is 0.016 ± 0.004 mm. The side view shows a maximum height of 11.76 ± 0.20 mm. The detail view of a pin shows a thickness of 0.10 ± 0.01 mm, a width of 0.25 ± 0.01 mm, and a fillet radius of 0.05 ± 0.01 mm. The drawing also indicates a maximum lead angle of 0.8° and a maximum lead length of 0.45 ± 0.03 mm.

PIN THIN SMALL OUTLINE PACKAGE TYPE II (400R)

The drawing illustrates the mechanical specifications for a Pin Thin Small Outline Package Type II (400R). It includes a top view, a side view, and a detail view of the pin profile.

Top View Dimensions:

- Overall width: 21.35 ± 0.841 MAX
- Width of the central body: 20.95 ± 0.10 / 0.825 ± 0.004
- Pin pitch (center-to-center): 1.27 ± 0.050
- Pin width: 0.40 ± 0.10 / 0.016 ± 0.004
- Pin thickness: 0.95 ± 0.037
- Pin length (from body): 0.05 ± 0.002 MIN

Side View Dimensions:

- Overall height: 11.76 ± 0.20 / 0.463 ± 0.008
- Body height: 10.16 ± 0.400
- Pin height: 1.50 ± 0.10 / 0.059 ± 0.004
- Pin thickness: 1.20 ± 0.047 MAX
- Pin length (from body): 0.10 ± 0.004 MAX

Detail View Dimensions:

- Pin thickness: 0.25 ± 0.010
- Pin length (from body): 0.45 ± 0.75 / 0.018 ± 0.030
- Pin width: 0.50 ± 0.020

Other Features:

- Pin angle: $0-8^\circ$
- Pin material: 10.16 ± 0.400
- Pin length (from body): 0.15 ± 0.10 / 0.006 ± 0.004
- Pin thickness: 0.10 ± 0.004 MAX